summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKarl Hallsby <karl@hallsby.com>2022-08-08 19:36:16 -0500
committerKarl Hallsby <karl@hallsby.com>2022-08-08 19:36:16 -0500
commitdd613fc805705bf2e850d8c399108a1c4a1e9586 (patch)
tree0d255ad46866e88a977054a649fd0d236687a515
parent5deefa0ff2bcfdde256196ee03cd9072980fbfad (diff)
Add RISC-V assembly proficiency
-rw-r--r--Skills.tex1
1 files changed, 1 insertions, 0 deletions
diff --git a/Skills.tex b/Skills.tex
index fe4ac5c..5140868 100644
--- a/Skills.tex
+++ b/Skills.tex
@@ -6,6 +6,7 @@
\item \href{https://en.wikipedia.org/wiki/C_(programming_language)}{C}
\item \href{https://en.wikipedia.org/wiki/Motorola_68000}{MC68k Assembly}
\item \href{https://en.wikipedia.org/wiki/MIPS_architecture}{MIPS}
+\item \href{https://riscv.org}{RISC-V}
\item \href{https://www.java.com/en/}{Java}
\item \href{https://www.python.org/}{Python 3}
\item \href{https://www.haskell.org/}{Haskell}